Abstract: This paper discusses systematic mismatch due to gradient in IC fabrication and presents a generic layout strategy to enhance matching characteristics for passive and active devices in VLSI.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results