signal I_sig : STD_LOGIC_VECTOR(7 downto 0) := (others => '0'); signal Y_sig : STD_LOGIC_VECTOR(2 downto 0); I_sig <= "00000000"; wait for 10 ns; I_sig <= "00000001 ...