The clock signals 1 and 2 are generated from the non overlapping clock generator. Clock 2 is fed to the Latched comparator while the clock 1 is fed to the D flip flop. When V+ is high and V- is low, ...