HENDERSON, Nev.--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed-language simulation for ASIC and FPGA devices, announced today the release of Active-HDL 8.1. The new release introduces a ...
Allows electrical engineers to develop and embed optimum constraints during design creation phase. It's tightly integrated with the proven simulation technology of Allegro Design Entry HDL. More ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results