All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Travel
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
Ai Code
Generator
Ai
Full-Course Free MIT
Gan Code
for Free
Freecodecamp Generative
Ai
Ai Scratch Code
Generator
Aircampus AI
Training
Ai Code
Generator for HTML and CSS
Generative Ai
Video Self-Host
Freecodecamp Tensorflow
Artificial Intelligence
Codes Generator
Ai
Developer Full-Course 2025
Savvy AI
Training
ICAP AI
Course
Generative Ai
Courses
Ai
Courses
Devin
Ai
Best Generative Ai
Learning Video
What Is Rag
Ai
Coding
Generative Ai
Course and Projects
Rag AI
Model
Ai Generation
Detection
Ai
Rag Meaning
How to
Code Ai
Quantum Generative
Ai
How to Use Video Gen
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
Ai Code
Generator
Ai
Full-Course Free MIT
Gan Code
for Free
Freecodecamp Generative
Ai
Ai Scratch Code
Generator
Aircampus AI
Training
Ai Code
Generator for HTML and CSS
Generative Ai
Video Self-Host
Freecodecamp Tensorflow
Artificial Intelligence
Codes Generator
Ai
Developer Full-Course 2025
Savvy AI
Training
ICAP AI
Course
Generative Ai
Courses
Ai
Courses
Devin
Ai
Best Generative Ai
Learning Video
What Is Rag
Ai
Coding
Generative Ai
Course and Projects
Rag AI
Model
Ai Generation
Detection
Ai
Rag Meaning
How to
Code Ai
Quantum Generative
Ai
How to Use Video Gen
linkedin.com
Verilog Design Assistant with LLM and RTL Grounding | Amr Elsebai posted on the topic | LinkedIn
🚀 Built a Verilog Design Assistant powered by an LLM — and engineered it to actually produce correct RTL.I wanted to push beyond chat-based code generation and build something end-to-end that solves a real hardware engineering problem. Here's what the system does:⚙️ Full-Stack Architecture• LLM backend: Mistral-Nemo-Instruct running ...
2 views
2 months ago
Verilog Tutorial
51:31
Verilog HDL Basics
YouTube
Altera
5.9K views
Oct 18, 2024
34:36
Introduction to Verilog HDL
YouTube
VLSI Simplified
2.1K views
11 months ago
25:17
Introduction to Verilog | Learn the Basics of Hardware Description Language (HDL)
YouTube
vlsipro
288 views
6 months ago
Top videos
14:13
AI + Colab + Verilog for Digital Logic Design - No Coding. No Installation. Just Prompt.
YouTube
INKOR Technologies Private
671 views
8 months ago
What is AI code-generation? | IBM
ibm.com
Jul 28, 2024
1:12:16
Using Claude AI for CORE I System Verilog code development -- Don Golding -- 2023-07-22
YouTube
Silicon Valley Forth Interest
1.3K views
Jul 23, 2023
Verilog Syntax Highlighting
2:36:18
Verilog Revision Midterm Exam
YouTube
Ahmed Samier
163 views
1 month ago
0:30
From Syntax Highlighting to Thinking Systems: The Evolution of Dev Tools
YouTube
MOI.Technology
455 views
1 month ago
Different Coding Styles of Verilog Language - VLSIFacts
vlsifacts.com
Jun 21, 2018
14:13
AI + Colab + Verilog for Digital Logic Design - No Coding. No Installation. Just Prompt.
671 views
8 months ago
YouTube
INKOR Technologies Private Limited
What is AI code-generation? | IBM
Jul 28, 2024
ibm.com
1:12:16
Using Claude AI for CORE I System Verilog code development -- Don Golding -- 2023-07-22
1.3K views
Jul 23, 2023
YouTube
Silicon Valley Forth Interest Group
9:45
GenAI Writes Verilog, Simulates, and Summarizes!
354 views
Mar 22, 2025
YouTube
What the Bug
6:34
Help Claude Write Better Verilog - Context Management Tips | Agentic Verilog #4
453 views
3 months ago
YouTube
Craig Hollabaugh
10:29
Half adder design and Verilog code generation using Matlab Simulink
3.3K views
Sep 27, 2018
YouTube
JAMI VENKATA SUMAN_ADD-ON COURSE
8:30
HDL Verilog Project (with code) | Clock with Alarm | Xilinx Vivado
29.9K views
Dec 31, 2021
YouTube
Arjun Narula
5:53
Clock Generation Code Using Verilog | Comprehensive Tutorial
1.3K views
Jul 16, 2023
YouTube
VLSI Gyan
10:03
Simulating a VHDL/Verilog code using Modelsim SE.
25.9K views
Nov 22, 2020
YouTube
V-Codes
11:27
Tutorial (2/4): Design and simulate a full adder using SystemVerilog and ModelSim
36.8K views
Jun 17, 2018
YouTube
Rania Hussein
15:35
Verilog program to generate 1/2, 1/3 and 1/4 the frequency from the input clock.
19.7K views
Jan 2, 2021
YouTube
Mr. Sunil Kumar G.R
23:32
Generative AI for Verilog coding 20240430
915 views
Apr 30, 2024
YouTube
張添烜
53:43
How to write SPI Interface code in Verilog HDL for a 12-bit ADC (using the DE0-Nano)
55.1K views
Sep 22, 2020
YouTube
Visual Electric
14:16
Write, Compile, and Simulate a Verilog model using ModelSim
306.8K views
Aug 31, 2013
YouTube
Studyvite
23:58
Presentation on Veriseek: LLM for VeriLog Code generation.
3 views
1 week ago
YouTube
Rifat Hosain
13:42
Visual Stduio Code for Verilog Coding
70.1K views
Jun 28, 2018
YouTube
Michael ee
1:14:25
Systemverilog Free Course: Udemy: VLSI Verification Courses: SV Beginner 1: Start with TB Construct
75.2K views
Mar 1, 2020
YouTube
Systemverilog Academy
1:21:05
System Verilog Simplified: Master Core Concepts in 90 Minutes!"🚀: A Complete Guide to Key Concepts
37K views
Mar 26, 2025
YouTube
Explore VLSI
23:03
Traffic Light Controller Using Verilog (with code)| Vivado| Moore Finite State Machine
90.8K views
Jul 18, 2020
YouTube
Arjun Narula
7:37
Xilinx ISE: Design and simulate VERILOG HDL Code
60K views
Jan 10, 2023
YouTube
AA
6:21
LED Blink in 5 Minutes - FPGA for Complete Beginners | Agentic Verilog #1
728 views
4 months ago
YouTube
Craig Hollabaugh
9:27
Verilog Tutorial: Introduction to Verilog
156.5K views
Aug 14, 2017
YouTube
Beginners Point Shruti Jain (Beginners Point)
11:25
How to Simulate a VHDL/Verilog code on Xilinx Vivado 2019.2
91.5K views
Feb 3, 2020
YouTube
V-Codes
42:03
Introduction to Verilog HDL using Free Software Icarus, GTKWave, and VS Code
84K views
Apr 25, 2022
YouTube
boyfriendnibluefairy
5:53
SystemVerilog bind Construct
13K views
Jan 13, 2021
YouTube
Cadence Design Systems
10:00
Introduction to UVM - The Universal Verification Methodology for SystemVerilog
123.7K views
Mar 29, 2011
YouTube
Doulos Training
14:50
The best way to start learning Verilog
251K views
Mar 31, 2021
YouTube
Visual Electric
23:16
VLSI :mealy sequence detector verilog code and test bench for 1010 and verilog programming
40.1K views
Nov 22, 2020
YouTube
VLSI-LEARNINGS
6:59
Generate SystemVerilog DPI Components for Simulation with Synopsys VCS - Simulink Video
4.1K views
Jun 6, 2017
YouTube
MATLAB
See more
More like this
Feedback